Abstract-Our goal is to provide the scientific community with a large (10cm x 10cm) pixellated detector featuring a large dynamic range (1-10 5 photons), good spatial resolution (27µm), good Quantum Efficiency (QE) in the low energy range (250eV-1keV), variable readout speed (up to 120 frames/s), i.e. with characteristics compatible with user needs at today's of lowenergy Free Electron Lasers (FEL) and synchrotron sources.
I. INTRODUCTION
HE brilliance of photon sources, with the advent of 3 rd generation synchrotron storage rings [1] and Free Electron Lasers [2] has dramatically increased over the last years.
This fact calls for suitable photon imaging detectors, able to cope with the flux coming from such sources, while at the same time several applications require single photon discrimination capability.
Additional requirements include high frame rates, good spatial resolution, large sensitive area without blind regions.
One particular critical requirement for experiments in the water window is for the sensor to have an elevated Quantum Efficiency (QE) versus X-ray photons in the 250-300eV energy range.
The Percival sensor (Pixelated Energy Resolving CMOS Imager Versatile And Large) is a Soft-X-ray detector under development as a collaboration between DESY, STFC, ELETTRA and DLS, to answer those needs.
II. DESIGN OF THE PERCIVAL SYSTEM
The goal of the collaboration is to provide the scientific community with a large pixellated detector featuring both a large dynamic range and a good spatial resolution, and having characteristics compatible with FLASH, as well with most of other low-energy FEL and synchrotron sources.
Target The detector core will be a CMOS Monolithic Active Pixel Sensor (MAPS), embedding both charge collection junctions (photodiodes) and signal processing circuitry (Fig. 1) .
This has several advantages, in terms of reduction of dioderelated capacitance and possibility of signal processing, both on-chip and in-pixel.
On the other hand, the adoption of a commercial 180nm CMOS technology has also some limitations: the most prominent being the limited depletion depth capability, due to CMOS process constraints on doping levels and limited voltage supply.
In order to overcome such limitation, the silicon sensor will be coupled to a handling wafer and backthinned down to a thickness that could be fully depleted. This will also allow for back-illumination of the sensor, allowing to achieve 100% fill factor and enable full collection of the photogenerated charge also for low-energy x-ray photons (which, in case of front illumination, would be partly absorbed by the front oxide).
The thinned back surface is then to be postprocessed [3] with a tailored surface treatment, to ensure that backillumination results in high QE for low energy photons. The photogenerated charge collected on-chip, amplified exploiting a multi-gain approach (in order to achieve the target dynamic range), can then be digitized, and read through a Front End electronic board, also providing the chip its required supply voltages.
The multi-gain approach (overflow charge) is based on the integration of capacitors inside each pixel, connected to the collecting photodiode through MOS devices that are biased to an opportune voltage level during integration periods.
When under low flux conditions, the system behaves like an ordinary 3-Transitor Active Pixel Sensor: the additional T 978-1-4799-0534-8/13/$31.00 ©2013 IEEE capacitors are disconnected from the photodiode and radiation-induced voltage drop on each pixel photodiode could be probed through a source follower transistor.
The use of a photodiode characterized by a small capacitance allows for a charge-to-voltage gain high enough to detect single photons.
If the photodiode collects enough charge, however, the radiation-induced voltage drop is able to lower enough the voltage of the source junction of the neighbouring MOS device, turning it on.
Thus, the capacitance is added in parallel to the photodiode, lowering the gain and increasing the dynamic range (Fig. 2) .
Three capacitors of increasing sizes are to be integrated in each pixel, thus allowing it to adapt in real time to the incoming flux by choosing the most appropriate of the four possible gains. Fig. 2 . overflow charge multi-gain approach: if the photodiode voltage is reduced enough, then the devices connected to the capacitors will turn on, allowing a fraction of the electrons to discharge on the capacitors, thus increasing the capacitance associated to the photodiode node, and reducing the pixel gain. Depending on the impinging photon flux, none, one, two or three capacitors could be connected in parallel to the photodiode, giving the system four possible gains to operate in Pixels will be read out by column through parallel buses, and integrated signals are sampled along with reset levels, to be used for eventual CDS purposes. Subsequent probing of the four possible gain configurations is needed to extract the information out of the pixel matrix; this does not, however, result into a quadruplication of the data rate, since an internal decision block is able to select the most appropriate gain configuration an passing it to a battery of on-chip Analog-to-Digital converters (seven per pixel column).
Analog signals will be digitized to 12bits, along with an overrange bit and two additional bits to keep track of the chosen gain configuration; and then streamed out of the chip through a digital serializing stage.
The sensor will be wire-bonded to two-front end boards ("periphery boards"), so that it remains 2-side-buttable.
The silicon sensor, along with the periphery boards is to be hosted in a vacuum chamber, both to allow for sub-zero cooling of the sensor and to allow low-energy x-ray operation (which would be compromised by atmosphere).
Signals will be routed on flex-cables in vacuum to enable movable sensors. Outside the chamber a "carrier" board will redistribute the signal to two fast digital data-out boards ("mezzanine" boards) capable to stream out data through 8 parallel 10Gbit/s Ethernet cables (Fig. 3) . 
III. TEST PROTOTYPE
Test prototypes have been produced on a reduced scale (160x210 pixels , Fig 4) , both to test the technology characteristics and to evaluate the best architectural solutions to be employed in the full sensor.
The system is contained in a vacuum vessel with removable flanges, kept under moderate vacuum conditions (~10 -6 mbar): the silicon sensor is cooled down to -40°C through a Cryotiger cooling system, while in-vacuum board (supplying the chip with required biases) is kept at room temperature by a second thermal circuit.
The slow control signals for the system are managed by the FPGA on the mezzanine board and set through a Labview routine.
In order to handle the limited amount of data coming out of the small prototype only one Ethernet output is needed, running at a reduced speed (1Gbit/s): the data are written in burst on the RAM of a computer, and periodically saved to its hard disk. The test prototype, despite being small in size (160x210 pixels) and not backthinned yet, has all the components that will be introduced in the full sensor, and thus is being used to verify the detector performance along the whole the signal path (pixel-multiple gain-sampling-ADConversion-digital data out of the chip from the FEE board-streamout of the data through the backend "mezzanine" board).
Preliminary tests are in progress, mainly focusing on circuit behaviour analysis and readout algorithm optimization, both by mean of visible photons and by direct exposition to x-rays, mainly using the Petra III P04 beamline at DESY, Hamburg (Fig. 5) .
Noise of the system is being determined, and the biases parameter space is under investigation to maximize detector performance. The prototype system has been tested on air (at room temperature) against visible light to verify basic functionality (Fig. 6 ).
The prototype chips in hand today are not backthinned yet, and have for the present to be front-illuminated; this fact introduces distortions in the images, as well as reduced QE, since the incoming photons must pass the front silicon dioxide and the backend metal layers (which are not uniform on all the pixels) of the chip before reaching the silicon sensitive area.
First back-thinned sensors, which will allow a proper characterization with low energy photons are foreseen to be ready for the end of the year.
It could be seen that, since the prototype chip is currently being tested in a front-illuminated geometry, metal layers over the chip layout form a light-shadow pattern resulting in a vertical "row" structure superimposed to the image. (These "features" will be gone in back-illuminated operation.). The test system has been exposed to 0.3-2 keV photons at the Petra III P04 beamline at DESY.
It is worthwhile to notice that the prototype system is at this stage still in sub-optimal condition, since it is not back thinned and it has to be front illuminated. As a consequence, the impinging X-rays have to cross the frontside silicon oxide before arriving to the silicon sensitive volume: the collection efficiency is thus much reduced, especially in the lower energy range.
Notwithstanding this limitation, the system was able to successfully record images of the direct beam at energies ranging between 2keV and 500eV, for beam intensity ranging from 10 9 to 8*10 10 photons/sec (Fig.7 ) . 
V. CONCLUSIONS
We are developing a large pixellated detector featuring a large dynamic range, good spatial resolution (27 µm pixel pitch), with characteristics compatible with low-energy Free Electron Lasers (FEL) and synchrotron sources (250eV-1keV).
At the present time we have a test prototype of ~33kpixel, which is being characterized.
Back-thinned test structures are foreseen to be ready for the end of 2013, and the full sensor (~14Mpixel) is foreseen for 2015.
